Authors: N.D. Arora and L. Song
Affilation: Cadence Design Systems, United States
Pages: 243 - 248
Keywords: on-chip inductance, inductance modeling, inductance characterization, inductance test structures
Ever increasing circuit density, operating speed, faster on-chip rise times, use of low resistance Copper (Cu) interconnects, and longer wire lengths due to high level of integration in VLSI chip designs, have necessitated the need for modeling of wire inductive (L) effects which were ignored in the past. In this paper we will review different approaches of modeling the on-chip wire inductance, and discuss practical methods of assessing the inductance with special reference to return path in an IC chip. This will be followed by discussion on impact of inductance on performance of high speed VLIS. We then cover methods of validating the models using test chip approach.
Nanotech Conference Proceedings are now published in the TechConnect Briefs