Nanotech 2004 Vol. 2
Nanotech 2004 Vol. 2
Technical Proceedings of the 2004 NSTI Nanotechnology Conference and Trade Show, Volume 2

Compact Modeling Chapter 3

Floating Gate Devices: Operation and Compact Modeling

Authors: P. Pavan, L. Larcher and A. Marmiroli

Affilation: Università di Modena e Reggio Emilia, Italy

Pages: 120 - 123

Keywords: compact model, nonvolatile memory, floating gate, reliability, circuit design

This paper describes a possible approach to Compact Modeling of Floating Gate devices. Floating Gate devices are the basic building blocks of Semiconductor Nonvolatile Memories (EPROM, EEPROM, Flash). Among these, Flash are the most innovative and complex devices. The strategy followed developing this new model allows to cover a wide range of simulation conditions, making it very appealing for device physicists and circuit designers.

ISBN: 0-9728422-8-4
Pages: 519
Hardcopy: $79.95

2015 & Newer Proceedings

Nanotech Conference Proceedings are now published in the TechConnect Briefs

NSTI Online Community