2007 NSTI Nanotechnology Conference and Trade Show - Nanotech 2007 - 10th Annual

Simulating CMOS Circuits Containing Multiple FET Types Including the Geometric Dependence of Correlation between FET Types

J-E Park, C-H Liang, J. Assenmacher, J. Watts, S-J Park and R. Wachnik

MOSFET, compact models, correlation

MOSFET device of similar design but different threshold voltage are often built on a single chip. It is important to be able to simulate with a compact model the variation of such devices including the correlation between them. This paper describes a method of simultating the variation included the geometric dependence of the correlations arising from common halo and separate Vt implants in the devices.

Back to Program

Sessions Sunday Monday Tuesday Wednesday Thursday Authors Keywords

Nanotech 2007 Conference Program Abstract


Names, and logos of other organizations are the property of those organizations and not of NSTI.
This event is not open to the general public and NSTI reserves the right to refuse admission and participation to any individual.