

Design study of CNT transistor layouts for analog circuits

M. Claus¹ and M. Schröter^{1,2}

¹ Chair for Electron Devices and Integrated Circuits (CEDIC),
Technische Universität Dresden, 01062 Dresden, Germany,
e-mail: martin.claus@tu-dresden.de

² ECE Dept., University of California San Diego, La Jolla, CA, USA

ABSTRACT

In this work, CNTFET technology is explored for a class-A power amplifier. A device structure is proposed meeting the specifications of the PA, and suggestions are made for optimizing the transistor layout w. r. t. highest possible transit frequencies.

Keywords: CNTFET, power amplifier, device simulation, parasitics, compact model

1 INTRODUCTION

So far, CNTFETs have been considered mostly as a replacement for high performance logic applications. Yet, due to the interesting CNT properties [1] and more relaxed demands on device size, it is worth to examine CNTFET technology for high speed analog applications. The high current carrying capability of CNTs suggests their use for e. g., RF power amplifiers, even if hundreds or thousands of CNTs in parallel are needed to achieve considerable output power. A first design approach is given in section 2. Note, that for the time being, regardless of the technological difficulties, identical CNTs are used. Also, the impact of statistical variations and CNT misalignments are studied elsewhere.

A CNTFET suitable for RF power amplifiers should exhibit in general (*i*) a high transconductance, (*ii*) a high current, (*iii*) monotonous transfer and output characteristics in the electrically important bias range, and (*iv*) a high transit frequency over a wide range of drain currents and voltages. An appropriate device design is given in section 3. Besides the design parameters, material parameters like bandgap and different work functions worsen or improve the aforementioned effects (see e. g. [2] for more details). Due to a relative small bandgap of around 0.6eV in comparison to SIFETs, band-to-band tunneling can additionally affect the device behavior. For classical analog applications, band-to-band tunneling needs to be suppressed.

For the intrinsic device design optimization we use an efficient and fast numerical device simulator [3], [4] especially developed for, but not restricted to, partially gated CNTFETs. For the time being, band-to-band tunneling is not considered within the simulator.

Obviously, the parasitics in a given transistor layout [5] comprising gate, source and drain fingers and the number of tubes in parallel degrade the fundamental high frequency properties of CNTFETs. Consequently, the question arises, how to design feasible analog CNTFET circuits with still superior behavior in comparison to SIFET circuits. The impact of the layout on the maximum operating frequency of the PA and some optimization criteria are studied in section 4. In contrast to [6], we present a detailed layout study with emphasis on partially gated CNTFETs and propose a transit frequency f_T formulation suitable for technology development and layout optimization based on f_T .

2 POWER AMPLIFIER SPECIFICATIONS

The power amplifier to be designed is supposed to provide 1.5mW to an output load R_L . For simplicity we chose a class A topology. Typically, RF power amplifiers are biased in the saturation region of the output characteristics. While the maximum efficiency is limited to 50%, highest operation frequency around a third of the maximum transit frequency is achievable at least for conventional SIFET devices.

In class-A operation, the signal is amplified during the full signal period. Without signal clipping and assuming negligible device nonlinearity, only the fundamental signal component exists yielding a maximum RF output power of

$$P_{\text{rf,out}} = \frac{(V_{\text{dc}} - V_{\text{ds,min}})^2}{2R_L}, \quad (1)$$

where $V_{\text{dc}} - V_{\text{ds,min}}$ is the magnitude of the RF drain voltage (cf. Fig. 3). The dissipated large-signal DC power is given by

$$P_{\text{dc}} = \frac{V_{\text{dc}}(V_{\text{dc}} - V_{\text{ds,min}})}{R_L}. \quad (2)$$

Note, that due to a non-negligible $V_{\text{ds,min}}$, the maximum efficiency $\eta = \frac{P_{\text{rf,out}}}{P_{\text{dc}}}$ is not reached.

The maximum magnitude of the RF drain voltage shall be 2V while $V_{\text{ds,min}}$ shall not exceed 1V. So, the DC bias point is set to $V_{\text{dc}} = 3\text{V}$. The efficiency then falls to 33%. To provide a power of $P_{\text{rf,out}} = 1.5\text{mW}$, we

4 LAYOUT OPTIMIZATION

Fig. 4 shows a typical CNTFET layout for PA applications. The maximum output power is increased with multiple CNTs in parallel while the multi-finger structure increases the number of channels per tube. In contrast to SIFETs layout parasitics can dominate the device behavior due to the small intrinsic capacitances $C_{g,int}$, and, hence, must be taken into account during circuit design.

For further discussions, the layout-induced parasitics are grouped into (i) channel parasitics $C_{g,par}$ and (ii) external parasitics $C_{g,ext}$ mostly dominated by the feed lines (cf. Fig. 4).

The impact of the layout on the device behavior is studied by means of changes in the transit frequency

$$f_T = \frac{1}{2\pi} \frac{g_m}{C_g}, \quad (3)$$

where g_m and C_g denotes the transconductance and the total gate capacitance $C_g = C_{g,int} + C_{g,par} + C_{g,ext}$, respectively, of the device. For f_T approximations, the influence of parasitic feed line resistances² R_{sd} of source and drain are negligible as long as R_{sd} does not exceed $10k\Omega$. Although resistive parasitics are not analyzed in detail, care must be taken especially regarding the width of the gate fingers. The gate resistance impacts significantly the unilateral power gain frequency f_{max} due to the small cross sectional area of the gate finger. The total gate resistance can be lowered by using more gate fingers. However, the connection of the gate fingers through feed lines contributes also to the total parasitic resistance.

Both, $C_{g,par}$ and $C_{g,ext}$ scale with the number n_t of tubes and the number n_g of gate fingers. For the feed line parasitics we assume $C_{g,ext} = n_g \tilde{C}_{g,ext}$ where $\tilde{C}_{g,ext}$ is the value for one finger. Most often, due to fabrication constraints, the total gate width w_g is longer than $n_t w_{uc}$. The resulting parasitic overlap capacitance $C_{g,ov} \approx n_g (w_g - n_t w_{uc}) C_{g,uc}$ contributes to $C_{g,par}$.

Let $w_{ov} = w_g - n_t w_{uc}$ be the gate finger overlap and $n_{ch} = n_t n_g$ be the total number of channels. Introducing the *gate parasitic scaling factor*

$$\eta_g = 1 + \frac{d_{cc}}{d_{cnt}} + \frac{1}{n_t} \frac{w_{ov}}{d_{cnt}}, \quad (4)$$

the total parasitic channel capacitance $C_{g,par}$ reads

$$C_{g,par} = n_{ch} \eta_g C_{g,uc}^{\min}, \quad (5)$$

and the transit frequency reduces to

$$f_T = f_{T,int} \frac{1}{1 + \eta_g \frac{C_{g,uc}^{\min}}{C_{g,int}} + \frac{1}{n_t} \frac{\tilde{C}_{g,ext}}{C_{g,int}}}, \quad (6)$$

²With the dimensions listed above and assuming a maximum R_{sd} of $10k\Omega$, the total drain and source feed line length should not exceed $20\mu m$ if Palladium contacts with a resistivity of $105n\Omega nm$ are used.

where $f_{T,int}$ denotes the intrinsic transit frequency without any parasitics between the contacts. Intrinsic quantities are commonly given by numerical device simulators. Interestingly, η_g and $\tilde{C}_{g,ext}$ are determined by fabrication constraints like the tube separation and by the layout of the feed lines. However, as noted in the last section the minimum parasitic gate capacitance per unit cell $C_{g,uc}^{\min}$ is especially for un-doped CNTFETs enforced by device specifications³.




Figure 4: Multi-finger layout of a multi-tube CNTFET. All capacitive parasitics within the bigger dashed box belong to the channel parasitics $C_{g,par}$ while all parasitics outside of this box belong to $C_{g,ext}$.

Note, that for a single-tube device $\eta_{g,min}$ equals one whereas for multi-tube devices $\eta_{g,min}$ equals three. Since down-scaling of η_g is limited to one, $\eta_g C_{g,uc}^{\min}/C_{g,int} \ll 1$ and $\tilde{C}_{g,ext}/(n_t C_{g,int}) \ll 1$ is needed to profit from the intrinsic high speed capabilities. In this case, the device is operated in the *intrinsic limit* in contrast to the *extrinsic limit*, where at minimum one of the capacitance quotients is much bigger than one. However, especially for un-doped CNTFETs the short gate-source spacer length which ensures high current densities can push the gate capacitance quotient $C_{g,uc}^{\min}/C_{g,int}$ close to one.

For the given device, the intrinsic gate capacitance $C_{g,int}$ is around $0.5aF$ over a wide bias range. Hence, $C_{g,uc}^{\min}/C_{g,int}$ equals 0.13 for a diameter of $d_{cnt} = 1.6nm$.

To get a feeling for the layout impact, both layout limits, the single-tube and the single-gate finger layout are studied below. The external capacitance per finger $\tilde{C}_{g,ext}$ is assumed to be $100aF$ which seems to be realizable with current technologies. Fig. 5 shows the dependence of the transit frequency on n_{ch} and d_{cc} for the single-tube and the single-finger layout.

³Due to the discreteness of the active channel it is worth to scale $C_{g,uc}$ with d_{cnt} instead of dealing with a capacitance $\tilde{C}_{g,uc}$ per length.




Figure 5: Impact of the channel number n_{ch} on the transit frequency f_T for a single-finger and a single-tube layout. The tube separation factor is varied (3, 10, 100).

For a *single-tube layout*, the RF device behavior strongly depends on $\tilde{C}_{g,ov} = C_{g,ov}/n_g$ and $\tilde{C}_{g,ext}$. For our PA example, 100 gate fingers are needed. Even if $w_{ov} = 0$, the transit frequency f_T drops already to $0.005f_{T,int}$ (40GHz). Taking additionally $\tilde{C}_{g,ov}$ into account, the single-tube layout is noncompetitive.

For a *single gate-finger layout* with 100 tubes in parallel, however, $\tilde{C}_{g,ov}$ and $\tilde{C}_{g,ext}$ decrease with the number of tubes and the tube separation d_{cc} becomes important. To ensure in our example an $f_T \approx 2\text{THz}$ the tube separation factor d_{cc}/d_{cnt} should not exceed 10 which is close to minimum η_g and $C_{g,ov}/C_{g,int}$ is limited approximately to the tube number.

As mentioned above, a compromise between the number of tubes in parallel and the number of gate-fingers has to be found in a *multi-finger layout*, to achieve f_T values comparable to $f_{T,int}$.

5 RESULTS AND DISCUSSION

In this work, we proposed a CNTFET device design suitable for analog circuit design, i. e., with a fairly large $V_{dc,max}$, high saturation current and very high intrinsic transit frequency. To enable the circuit designer using the fundamental intrinsic RF device capabilities, different layout optimization guidelines depending on a given technology were presented. In general, external parasitics and overlap parasitics can be minimized if the channel number is increased either by more tubes in parallel or by more gate fingers. For high channel numbers, a multi-tube technology should be preferred compared to a single-tube technology. So far, we used a ballistic transport model. However, especially for high bias the scattering rate could increase significantly owing to a charge pile up [10] in the tube which lowers the transit frequency. To further improve the optimization results, f_{max} has to be included in future layout optimizations.

REFERENCES

- [1] P. Avouris, "Carbon nanotube electronics," *Chemical Physics*, vol. 281, no. 2-3, pp. 429 – 445, 2002.
- [2] M. Pourfath, H. Kosina, and S. Selberherr, "Geometry optimization for carbon nanotube transistors," *Solid State Electronics*, vol. 51, pp. 1565–1571, 2007.
- [3] M. Claus and M. Schröter, "A numerical device simulator for nanoscale carbon nanotube transistors," in *Semiconductor Conference Dresden (accepted for publication)*, 2009.
- [4] M. Pourfath, H. Kosina, and S. Selberherr, "A fast and stable poisson-schrödinger solver for the analysis of carbon nanotube transistors," *Journal of Computational Electronics*, vol. 5, pp. 155–159, 2006.
- [5] D. Wang, Z. Yu, S. McKernan, and P. Burke, "Ultrahigh frequency carbon nanotube transistor based on a single nanotube," *IEEE Transactions on Nanotechnology*, vol. 6, no. 4, pp. 400–403, July 2007.
- [6] J. Guo, S. Hasan, A. Javey, G. Bosman, and M. Lundstrom, "Assessment of high-frequency performance potential of carbon nanotube transistors," *IEEE Transactions on Nanotechnology*, vol. 4, no. 6, pp. 715–721, Nov. 2005.
- [7] M. Pourfath, E. Ungersboeck, A. Gehring, B. Cheong, H. Park, H. Kosina, and S. Selberherr, "Optimization of schottky barrier carbon nanotube field effect transistors," *Microelectronic Engineering*, vol. 81, pp. 428–433, 2005.
- [8] L. Castro, D. John, D. Pulfrey, M. Pourfath, A. Gehring, and H. Kosina, "Method for predicting ft for carbon nanotube fets," *IEEE Transactions on Nanotechnology*, vol. 4, no. 6, pp. 699–704, Nov. 2005.
- [9] J. Guo, S. Goasguen, M. Lundstrom, and S. Datta, "Metal–insulator–semiconductor electrostatics of carbon nanotubes," *Applied Physics Letters*, vol. 81, no. 8, pp. 1486–1488, 2002.
- [10] M. Pourfath and H. Kosina, "The effect of phonon scattering on the switching response of carbon nanotube field-effect transistors," *Nano Letters*, vol. 18, p. 424036, 2007.