Authors: S. Martinie, D. Munteanu, G. Le Carval, M.-A. Jaud, J.L. Autran
Affilation: CEA, LETI, Minatec, France
Pages: 570 - 573
Keywords: nanowire, ballistic transport, quasi-ballistic transport, CMOS inverter
We present here an unified analytic model for ballistic and quasi-ballistic Silicon Nanowire (SNW represented in figure 1). Starting from the classical flux method and using the Lundstrom/Natori approaches [1-2], we enhanced them by taking into account carrier degeneracy and an original modelling of Short Channel Effect (SCE) and Drain Induced Barrier Lowering (DIBL). Our model has been validated by comparisons with numerical simulations . Finally, we implemented our model in a Verilog-A environment and we applied it to simulate simple circuit elements to evaluate potential performance of a Silicon Nanowire architecture.