Nano Science and Technology Institute - NSTI  
Nano Science and Technology Institute   Home | Subscribe | Site Map  
  ABOUT | COURSES | EVENTS | PUBLICATIONS | LEADERSHIP | OUTREACH | NEWS | PRESS | JOBS | Nanotechnology Solutions
px
px fade_top
Publications
Nanotech 2008 CDROM
Nanotech 2007 CDROM
Nanotech 2006 CDROM
Nanotech 2005 CDROM
Nanotech 2004 CDROM
3 CDROM Special Offer
Nanotech 2008 Vol. 1
Nanotech 2008 Vol. 2
Nanotech 2008 Vol. 3
Nanotech 2007 Vol. 1
Nanotech 2007 Vol. 2
Nanotech 2007 Vol. 3
Nanotech 2007 Vol. 4
Nanotech 2006 Vol. 1
Nanotech 2006 Vol. 2
Nanotech 2006 Vol. 3
Nanotech 2005 Vol. 1
Nanotech 2005 Vol. 2
Nanotech 2005 Vol. 3
WCM 2005
Nanotech 2004 Vol. 1
Nanotech 2004 Vol. 2
Nanotech 2004 Vol. 3
Nanotech 2003 Vol. 1
Nanotech 2003 Vol. 2
Nanotech 2003 Vol. 3
Nanotech 2002 Vol. 1
Nanotech 2002 Vol. 2
Nanotech 2001 Vol. 1
Nanotech 2001 Vol. 2
MSM 2000
MSM 99
MSM 98
Index of Authors
Index of Keywords
Index of Affiliations
Library Request Form
Shopping Cart
Order Form
 
Publications Publications
Nanotech 2007 Vol. 1
p
 
Technical Proceedings of the 2007 NSTI Nanotechnology Conference and Trade Show, Volume 1
Nanotech 2007 Vol. 1
Technical Proceedings of the 2007 NSTI Nanotechnology Conference and Trade Show, Volume 1
 
Chapter 4: Lithography and Patterning
 

Silicon Nanowire Transistors Fabricated by the Mass-Manufacturable, Self-Assembling “Grow-in-Place” Approach

Authors:Y. Shan and S.J. Fonash
Affilation:Pennsylvania State University, US
Pages:265 - 268
Keywords:nanowire, transistor, grow-in-place, guiding-nanochannel template, self-assembling, mass manufacturability
Abstract:Silicon nanowire (SiNW) transistor fabrication, until our work, has had environmental concerns and manufacturing issues arising from the use of a complex process flow involving SiNW growth and harvesting followed by nanowire positioning, aligning and gate/contact formation. In this report, we avoid all these issues by introducing a novel SiNW transistor self-assembling “grow-in-place” fabrication approach. Our approach offers the ability of synthesizing self-positioned/self-assembled SiNW transistors in place directly from the Si source gas with mass-manufacturability potential. A nanochannel template, key to our approach, guides the SiNW during vapor-liquid-solid (VLS) nanowire growth and provides control of nanowire size, number, density, position, orientation, and inter-wire spacing. There are no SiNW harvesting, handling, aligning, assembling and integrating steps in fabricating the resulting transistors. In addition, our nanowire fabrication approach is environmentally benign since the fabricated nanowires are always fixed by the guiding channels and only the exact number of nanowires needed is fabricated. Field emission scanning electron microscope images of single 60nm SiNW transistors resulting from our approach will be shown along with the corresponding nanowire transistor electrical characteristics. The latter show excellent performance including S values of 130 mV/Dec and on/off ratios of 10^6.
ISBN:1-4200-6182-8
Pages:726
Hardcopy:$199.99
 
Order:Mail/Fax Form
Special:3 CD Set — 15% off with Free Shipping
Up
nanoPRwire™
nanoPRwire
News Headlines
nano World news
 
 
 
 
px
© Nano Science and Technology Institute     About NSTI | Terms of Use | Privacy Policy | Contact