Nano Science and Technology Institute - NSTI  
Nano Science and Technology Institute   Home | Subscribe | Site Map  
  ABOUT | COURSES | EVENTS | PUBLICATIONS | LEADERSHIP | OUTREACH | NEWS | PRESS | JOBS | Nanotechnology Solutions
px
px fade_top
Publications
Nanotech 2008 CDROM
Nanotech 2007 CDROM
Nanotech 2006 CDROM
Nanotech 2005 CDROM
Nanotech 2004 CDROM
3 CDROM Special Offer
Nanotech 2008 Vol. 1
Nanotech 2008 Vol. 2
Nanotech 2008 Vol. 3
Nanotech 2007 Vol. 1
Nanotech 2007 Vol. 2
Nanotech 2007 Vol. 3
Nanotech 2007 Vol. 4
Nanotech 2006 Vol. 1
Nanotech 2006 Vol. 2
Nanotech 2006 Vol. 3
Nanotech 2005 Vol. 1
Nanotech 2005 Vol. 2
Nanotech 2005 Vol. 3
WCM 2005
Nanotech 2004 Vol. 1
Nanotech 2004 Vol. 2
Nanotech 2004 Vol. 3
Nanotech 2003 Vol. 1
Nanotech 2003 Vol. 2
Nanotech 2003 Vol. 3
Nanotech 2002 Vol. 1
Nanotech 2002 Vol. 2
Nanotech 2001 Vol. 1
Nanotech 2001 Vol. 2
MSM 2000
MSM 99
MSM 98
Index of Authors
Index of Keywords
Index of Affiliations
Library Request Form
Shopping Cart
Order Form
 
Publications Publications
Nanotech 2006 Vol. 3
p
 
Technical Proceedings of the 2006 NSTI Nanotechnology Conference and Trade Show, Volume 3
Nanotech 2006 Vol. 3
Technical Proceedings of the 2006 NSTI Nanotechnology Conference and Trade Show, Volume 3
 
Chapter 7: Compact Modeling
 

Compact Iterative Field Effect Transistor Model

Authors:M.S. Shur, V. Turin and D. Veksler, T. Ytterdal, B. Iñiguez and W. Jackson
Affilation:Rensselaer Polytechnic Institute, US
Pages:648 - 651
Keywords:thin film transistor, compact model, parameter extraction
Abstract:Compact models for field effect transistors should satisfy two conflicting requirements. On one hand, they should be simple enough and should contain a small number of physics-based parameters to be suitable for parameter extraction. On the other hand, they should accurately account for complicated device phenomena and accurately reproduce device characteristics over many orders of magnitude of the device current and for a wide range of frequencies. This latter requirement is especially important for modeling analog or mixed analog/digital circuits. We propose an iterative approach that uses a simple six-parameter model (based on Unified Charge Control Model - UCCM). This first-order approximation model accounts for the velocity saturation in the device channel, for source and drain series resistance, and for drain barrier lowering. The Universal Current Model (UCM) is used for the output current-voltage characteristics. This model is suitable for parameter extraction and allows for excellent conversion even at very small feature sizes because of the continuity of all derivatives of the current and voltage with respect to extrinsic gate and drain voltages. The drain barrier lowering in the UCCM avoids fictitious nonlinearities, a constant slope of the current as a function of the extrinsic drain-to-source voltage, predicted by the conventional model. The new model is augmented by the unified Meyers capacitance model that accounts for capacitance dispersion at high frequencies via Elmore constants. Using this model, we derive the intrinsic drain and gate bias and corresponding drain current and gate-to-source and gate-to-drain capacitance. These values are used for the second iteration model to account for such effects as the channel mobility dependence on the intrinsic gate and drain biases.
ISBN:0-9767985-8-1
Pages:913
Hardcopy:$185.00
 
Order:Mail/Fax Form
Special:3 CD Set — 15% off with Free Shipping
Up
Upcoming Events
Nanotech 2009
Cleantech 2009
BioNano 2009
TechConnect Summit
nanoPRwire™
nanoPRwire
News Headlines
nano World news
 
 
 
 
px
© Nano Science and Technology Institute     About NSTI | Terms of Use | Privacy Policy | Contact