Nano Science and Technology Institute - NSTI  
Nano Science and Technology Institute   Home | Subscribe | Site Map  
  ABOUT | COURSES | EVENTS | PUBLICATIONS | LEADERSHIP | OUTREACH | NEWS | PRESS | JOBS | Nanotechnology Solutions
px
px fade_top
Publications
Nanotech 2008 CDROM
Nanotech 2007 CDROM
Nanotech 2006 CDROM
Nanotech 2005 CDROM
Nanotech 2004 CDROM
3 CDROM Special Offer
Nanotech 2008 Vol. 1
Nanotech 2008 Vol. 2
Nanotech 2008 Vol. 3
Nanotech 2007 Vol. 1
Nanotech 2007 Vol. 2
Nanotech 2007 Vol. 3
Nanotech 2007 Vol. 4
Nanotech 2006 Vol. 1
Nanotech 2006 Vol. 2
Nanotech 2006 Vol. 3
Nanotech 2005 Vol. 1
Nanotech 2005 Vol. 2
Nanotech 2005 Vol. 3
WCM 2005
Nanotech 2004 Vol. 1
Nanotech 2004 Vol. 2
Nanotech 2004 Vol. 3
Nanotech 2003 Vol. 1
Nanotech 2003 Vol. 2
Nanotech 2003 Vol. 3
Nanotech 2002 Vol. 1
Nanotech 2002 Vol. 2
Nanotech 2001 Vol. 1
Nanotech 2001 Vol. 2
MSM 2000
MSM 99
MSM 98
Index of Authors
Index of Keywords
Index of Affiliations
Library Request Form
Shopping Cart
Order Form
 
Publications Publications
Nanotech 2005 Vol. 3
p
 
Technical Proceedings of the 2005 NSTI Nanotechnology Conference and Trade Show, Volume 3
Nanotech 2005 Vol. 3
Technical Proceedings of the 2005 NSTI Nanotechnology Conference and Trade Show, Volume 3
 
Chapter 8: MEMS/NEMS Design and Applications
 

Fabrication and Characterization of MOS Transistor Tip Integrated Micro Cantilever

Authors:S.H. Lee, G. Lim and W. Moon
Affilation:Pohang University of Science and Technology, KR
Pages:505 - 508
Keywords:MOS transistor tip, anisotropic wet etching, compensator, future high-density data storage system, scanning probe microscope
Abstract:In this paper, we fabricate and characterize the metal-oxide-semiconductor (MOS) transistor tip integrated micro cantilever, which is proposed for a future high-density data storage system. The integrated MOS transistor tip as the sensing part has some advantages; it detects the electric signal with the fast speed compared with the previous SPM probes, and it can reduce the required equipments such as the lock-in-amplifier. The MOS transistor tip is fabricated 3-dimensionally, utilizing the lateral diffusion and the anisotropic wet etching with TMAH solution, since the etch rate of (211} plane is much higher than those of (100} or (111} planes. The gate area is formed by self-aligned technique, using crystallographic dependant wet etching. The well-known convex corner compensation pattern is used for the gate length control during the tip fabrication process. The characteristics of the fabricated device are measured and the results show the well-established detection properties. The MOS transistor tip integrated micro cantilever can be used for a micro-scale topology sensor, a charge sensor as well as the probe head of the future high-density data storage system, since the integrated MOS transistor tip is highly sensitive and detectable with the quick variation of the electric signal.
ISBN:0-9767985-2-2
Pages:786
Hardcopy:$165.00
 
Order:Mail/Fax Form
Special:3 CD Set — 15% off with Free Shipping
Up
Upcoming Events
Nanotech 2009
Cleantech 2009
BioNano 2009
TechConnect Summit
nanoPRwire™
nanoPRwire
News Headlines
nano World news
 
 
 
 
px
© Nano Science and Technology Institute     About NSTI | Terms of Use | Privacy Policy | Contact