Nano Science and Technology Institute - NSTI  
Nano Science and Technology Institute   Home | Subscribe | Site Map  
  ABOUT | COURSES | EVENTS | PUBLICATIONS | LEADERSHIP | OUTREACH | NEWS | PRESS | JOBS | Nanotechnology Solutions
px
px fade_top
Publications
Nanotech 2007 CDROM
Nanotech 2006 CDROM
Nanotech 2005 CDROM
Nanotech 2004 CDROM
3 CDROM Special Offer
Nanotech 2007 Vol. 1
Nanotech 2007 Vol. 2
Nanotech 2007 Vol. 3
Nanotech 2007 Vol. 4
Nanotech 2006 Vol. 1
Nanotech 2006 Vol. 2
Nanotech 2006 Vol. 3
Nanotech 2005 Vol. 1
Nanotech 2005 Vol. 2
Nanotech 2005 Vol. 3
WCM 2005
Nanotech 2004 Vol. 1
Nanotech 2004 Vol. 2
Nanotech 2004 Vol. 3
Nanotech 2003 Vol. 1
Nanotech 2003 Vol. 2
Nanotech 2003 Vol. 3
Nanotech 2002 Vol. 1
Nanotech 2002 Vol. 2
Nanotech 2001 Vol. 1
Nanotech 2001 Vol. 2
MSM 2000
MSM 99
MSM 98
Index of Authors
Index of Keywords
Index of Affiliations
Library Request Form
Shopping Cart
Order Form
 
Publications Publications
Nanotech 2003 Vol. 2
p
 
Technical Proceedings of the 2003 Nanotechnology Conference and Trade Show, Volume 2
Nanotech 2003 Vol. 2
Technical Proceedings of the 2003 Nanotechnology Conference and Trade Show, Volume 2
 
Chapter 7: Compact Modeling
 

Primary Consideration on Compact Modeling of DG MOSFETs with Four-terminal Operation Mode

Authors:T. Nakagawa, T. Sekigawa, T. Tsutsumi, E. Suzuki and H. Koike
Affilation:Electroinformatics Group, AIST, JP
Pages:330 - 333
Keywords:double-gate, MOSFET, modeling
Abstract:Recently, a double-gate structure has attracted much attention as an emerging device concept. The DG MOSFET is regarded as the most scalable device. Usually the DG MOSFET is supposed to be used as a three-terminal transistor with one common gate. The alternative four-terminal operation mode with the independent front and back gate is promising. It enables dynamic fine-grain Vt control, and analog signal processing by using two gates. To evaluate the merit of these modifications on circuit design, a compact four-terminal DG MOSFET model is strongly needed. We consider fully depleted (FD) DG MOSFET with practical silicon channel thickness that ranges from 20nm down to 3nm. Although the range is not wide, the device physics changes drastically within this range. To make a compact model with these versatile requirements, the double charge-sheet model will be a good start point. In this model, carrier density of two charge sheets are calculated supposing the current which traverses between them is zero. In this poster presentation, we will address the issues on the compact model design of the four-terminal FD DG MOSFETs.
Primary Consideration on Compact Modeling of DG MOSFETs with Four-terminal Operation ModeView paper
ISBN:0-9728422-1-7
Pages:600
Special:3 CD Set — 15% off with Free Shipping
Up
Upcoming Events
Nanotech 2008
Cleantech 2008
BioNano 2008
TechConnect Summit
nanoPRwire™
nanoPRwire
News Headlines
nano World news
 
 
 
 
px
© Nano Science and Technology Institute     About NSTI | Terms of Use | Privacy Policy | Contact