Nano Science and Technology Institute - NSTI  
Nano Science and Technology Institute   Home | Subscribe | Site Map  
  ABOUT | COURSES | EVENTS | PUBLICATIONS | LEADERSHIP | OUTREACH | NEWS | PRESS | JOBS | Nanotechnology Solutions
px
px fade_top
Publications
Nanotech 2008 CDROM
Nanotech 2007 CDROM
Nanotech 2006 CDROM
Nanotech 2005 CDROM
Nanotech 2004 CDROM
3 CDROM Special Offer
Nanotech 2008 Vol. 1
Nanotech 2008 Vol. 2
Nanotech 2008 Vol. 3
Nanotech 2007 Vol. 1
Nanotech 2007 Vol. 2
Nanotech 2007 Vol. 3
Nanotech 2007 Vol. 4
Nanotech 2006 Vol. 1
Nanotech 2006 Vol. 2
Nanotech 2006 Vol. 3
Nanotech 2005 Vol. 1
Nanotech 2005 Vol. 2
Nanotech 2005 Vol. 3
WCM 2005
Nanotech 2004 Vol. 1
Nanotech 2004 Vol. 2
Nanotech 2004 Vol. 3
Nanotech 2003 Vol. 1
Nanotech 2003 Vol. 2
Nanotech 2003 Vol. 3
Nanotech 2002 Vol. 1
Nanotech 2002 Vol. 2
Nanotech 2001 Vol. 1
Nanotech 2001 Vol. 2
MSM 2000
MSM 99
MSM 98
Index of Authors
Index of Keywords
Index of Affiliations
Library Request Form
Shopping Cart
Order Form
 
Publications Publications
MSM 98
p
 
Technical Proceedings of the 1998 International Conference on Modeling and Simulation of Microsystems
MSM 98
Technical Proceedings of the 1998 International Conference on Modeling and Simulation of Microsystems
 
Chapter 3: Modeling
 

A Floating Random-Walk Method for Efficient RC Extraction of Complex IC-Interconnect Structures

Authors:R.B. Iverson and Y.L. LeCoz
Affilation:Random Logic Corporation, U.S.A.
Pages:117 - 121
Keywords:capacitance extraction, floating random-walk method, network reduction, RC extraction
Abstract:The floating random-walk method has been used to efficiently extract interconnect capacitance in complex, multilevel integrated circuits. We present here an overview of the floating random-walk method in the context of capacitance extraction. The method implements a series of 3D random walks to statistically estimate elements of the capacitance matrix. Because the floating random-walk method reqmres no numerical mesh, excellent computational efficiency is achieved. The method is well suited for parallel implementation in possible full-chip applications. We describe, as well, a related methodology for extracting RC-interconnect parameters. Our methodology consists of conversion of the IC layoutdata into 3D structures, recognition of interconnects and devices, identification of interconnects requiring RC modeling, creation and simplification of RC models, and generation of a interconnect netlist.
A Floating Random-Walk Method for Efficient RC Extraction of Complex IC-Interconnect StructuresView paper
ISBN:0-96661-35-0-3
Pages:678
Hardcopy:$100.00
Special:3 CD Set — 15% off with Free Shipping
Up
nanoPRwire™
nanoPRwire
News Headlines
nano World news
 
 
 
 
px
© Nano Science and Technology Institute     About NSTI | Terms of Use | Privacy Policy | Contact