Nano Science and Technology Institute - NSTI  
Nano Science and Technology Institute   Home | Subscribe | Site Map  
  ABOUT | COURSES | EVENTS | PUBLICATIONS | LEADERSHIP | OUTREACH | NEWS | PRESS | JOBS | Nanotechnology Solutions
px
px fade_top
Publications
Nanotech 2008 CDROM
Nanotech 2007 CDROM
Nanotech 2006 CDROM
Nanotech 2005 CDROM
Nanotech 2004 CDROM
3 CDROM Special Offer
Nanotech 2008 Vol. 1
Nanotech 2008 Vol. 2
Nanotech 2008 Vol. 3
Nanotech 2007 Vol. 1
Nanotech 2007 Vol. 2
Nanotech 2007 Vol. 3
Nanotech 2007 Vol. 4
Nanotech 2006 Vol. 1
Nanotech 2006 Vol. 2
Nanotech 2006 Vol. 3
Nanotech 2005 Vol. 1
Nanotech 2005 Vol. 2
Nanotech 2005 Vol. 3
WCM 2005
Nanotech 2004 Vol. 1
Nanotech 2004 Vol. 2
Nanotech 2004 Vol. 3
Nanotech 2003 Vol. 1
Nanotech 2003 Vol. 2
Nanotech 2003 Vol. 3
Nanotech 2002 Vol. 1
Nanotech 2002 Vol. 2
Nanotech 2001 Vol. 1
Nanotech 2001 Vol. 2
MSM 2000
MSM 99
MSM 98
Index of Authors
Index of Keywords
Index of Affiliations
Library Request Form
Shopping Cart
Order Form
 
Publications Publications
Nanotech 2001 Vol. 1
p
 
Technical Proceedings of the 2001 International Conference on Modeling and Simulation of Microsystems
Nanotech 2001 Vol. 1
Technical Proceedings of the 2001 International Conference on Modeling and Simulation of Microsystems

Chapter 9:

Process Modeling

-Modeling of Deposition Process by Level Set Method
 H. Jung, O. Kwon, S. Yoon and T. Won
 Inha University, Korea
-Layout Verification and Correction of CMOS-MEMS Layouts
 B. Baidya, K. He and T. Mukherjee
 Carnegie Mellon, U.S.A.
-Diffusion Induced Stresses in Microstructures of MEMS
 F. Yang
 University of Rochester, U.S.A.
-Semiempirical Direct Dynamics Trajectory Study of the Si+ (2P) + H2 -> SiH+ + H Reaction
 N. Chaâbane, H. Vach and G.H. Peslherbe
 CNRS-Ecole Polytechnique, France
-A Framework for Mask-Layout Synthesis Implementing a Level Set Method Simulator
 C-Y. Lee and E.K. Antonsson
 California Institute of Technology, U.S.A.
-Bonding Pad Resistance. A Combined Approach
 G. Bouche, R. Gonella and E. Sabouret
 Technology Modeling STMicroelectronics, France
-Time Series Modelling of Surface Topography Generated by Ultrasonic Machining Process
 V.S.R. Murti, B. Naga Prasada Rao and M. Krishna Reddy
 Osmania University, India
-Modeling of Deposition Process by Level Set Method
 H. Jung, O. Kwon, S. Yoon and T. Won
 Inha University, Korea
-Layout Verification and Correction of CMOS-MEMS Layouts
 B. Baidya, K. He and T. Mukherjee
 Carnegie Mellon, U.S.A.
-Diffusion Induced Stresses in Microstructures of MEMS
 F. Yang
 University of Rochester, U.S.A.
-Semiempirical Direct Dynamics Trajectory Study of the Si+ (2P) + H2 -> SiH+ + H Reaction
 N. Chaâbane, H. Vach and G.H. Peslherbe
 CNRS-Ecole Polytechnique, France
-A Framework for Mask-Layout Synthesis Implementing a Level Set Method Simulator
 C-Y. Lee and E.K. Antonsson
 California Institute of Technology, U.S.A.
-Bonding Pad Resistance. A Combined Approach
 G. Bouche, R. Gonella and E. Sabouret
 Technology Modeling STMicroelectronics, France
-Time Series Modelling of Surface Topography Generated by Ultrasonic Machining Process
 V.S.R. Murti, B. Naga Prasada Rao and M. Krishna Reddy
 Osmania University, India
ISBN:0-9708275-0-4
Pages:638
Hardcopy:$100.00
Special:3 CD Set — 15% off with Free Shipping
Up
Upcoming Events
Nanotech 2009
Cleantech 2009
BioNano 2009
TechConnect Summit
nanoPRwire™
nanoPRwire
News Headlines
nano World news
 
 
 
 
px
© Nano Science and Technology Institute     About NSTI | Terms of Use | Privacy Policy | Contact